Here we explain in detail the modified C 4 /C 6 code, the simulation of level-raising teleportation, and the simulations for Figs. 4a and 4b in the main text.
Both the code distances of C 4 and C 6 are two. The C 4 /C 6 code uses the first encoded qubit of the highest-level qubit pair as a logical qubit for computation. The second qubit of the highest-level qubit pair is regarded as a gauge qubit S2,S3 and neglected.
In the present work, we modified the C 4 /C 6 code as follow: the encoded Pauli operators of C 6 are redefined by XIXIXI and ZIZIZI for the first qubit and by IXIXIX and IZIZIZ for the second one. As a result, the encoded Hadamard and phase gates can be implemented transversally. Thus, all the Clifford gates can be implemented transversally for the modified C 6 . This is not the case for the original one. This modification is not for improvement of performance but for simplification of code properties.
The preparation methods for encoded 0 and  of the modified C 6 is the same as the original one S1,S2 . The differences from the original one are shown in Figs. S1 and S2. Figure S1 means that the encoded Hadamard gate is implemented transversally without qubit swapping, unlike the original C 6 S2 . Figure S2 shows the difference in the CNOT gate followed by qubit swapping, which is necessary for the state preparations (Figs. 3f and 3g in the main text) S1,S2 and the C 6 decoder ( Fig. 3e in the main text).
II. Simulation of level-raising teleportation
To confirm the validity of the discussion of level-raising teleportation in the main text, we performed numerical simulations of the level-raising teleportation with the C 4 /C 6 code. The quantum circuit simulated here is depicted in Fig. S3a . This is entanglement swapping by level-raising teleportation. The reason why entanglement swapping is used is that both X and Z errors can be checked. (The tolerance against both X and Z errors means the tolerance against any type of error.)
Since all the operations used here are the Clifford ones, we can do this simulation exactly and efficiently. At the final part, it is checked by error-free operations whether the Bell state generated by the entanglement swapping has errors or not. If all the results of the measurements in the error check are zero, we conclude that the Bell state has no error. For the measurements in the error check, we used optimal decoding algorithms for error correction S2 .
At the measurements in the C 6 decoder shown in Fig. 3e in the main text, we used the decoding algorithms for full error detection. The decoding of C 6 is repeated until no error is detected and all the measurement results become zero.
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III. Simulations for Fig. 4a and 4b
Here we explain the details of two of the three simulations for Figs. 4a and 4b.
A. Simulation for a logical CNOT gate
To reduce the error probability with relatively low overheads, we implemented a logical CNOT gate by "gate teleportation" with a four-qubit entangled state S4, S5 . We also used the simplified encoder of C 6 for the logical qubit, which is shown in Fig. S4 .
To estimate the error probability of a logical CNOT gate during computation accurately, we performed the logical CNOT gate ten times on the first logical qubits of two error-free logical Bell states, as depicted in Fig. S5 . Then, the Bell states are disentangled by error-free operations and the logical qubits are measured with optimal decoding for error correction S2 to check whether logical errors have occurred or not. If all the results of the qubit measurements are zero, we conclude that no logical error has occurred. We estimated the error probability of a logical CNOT gate assuming that this is ten times lower than the probability that errors occur in the simulation shown in Fig. S5 . The resource requirements for a logical CNOT gate were also estimated in a similar manner.
B. Simulation for a level-3 logical  prepared by state injection and distillation
The purpose of this simulation is to evaluate the performance of a previous approach based on state injection and distillation at the logical level.
We first estimated the error probability and the resource requirements for a noisy logical  prepared by the state injection with a logical Bell state S1 . The results are shown in Fig. S6 . This is done by simulations with the stabilizer and error-vector simulators S2 .
To estimate the error probability of a logical  distilled by the 15-to-1 distillation protocol S6 , we performed a 15-qubit simulation of the protocol, where 15 input qubits in  with the same error probability as the noisy logical  (shown in Fig. S6a) are distilled by the 15-to-1 protocol using 34 CNOT gates with the same error probability as the logical CNOT gate (shown in Fig. 4a in the main text). Finally, the output  is measured with optimal decoding for error correction S2 to check whether logical errors have occurred or not. Thus, we estimated the error probability of a logical  prepared by state injection and distillation at the logical level. The resource requirements for the logical  were also estimated in a similar manner. (b) Implementation for the modified C 6 .
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